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Two key subjects stand out in the pursuit of semiconductor research: 
material quality and contact technology. The fledging field of atomically 
thin transition metal dichalcogenides (TMDCs) faces a number of 
challenges in both efforts. This work attempts to establish a connection 
between the two by examining the gate-dependent conductance of 
few-layer (1-5L) WSe2 field effect devices. Measurements and modeling of 
the subgap regime reveal Schottky barrier transistor behavior. We show 
that transmission through the contact barrier is dominated by thermionic 
field emission (TFE) at room temperature, despite the lack of intentional 
doping. The TFE process arises due to a large number of subgap impurity 
states, the presence of which also leads to high mobility edge carrier 
densities. The density of states of such impurity states is self-consistently 
determined to be approximately 1-2×1013 /cm2/eV in our devices. We 
demonstrate that substrate is unlikely to be a major source of the impurity 
states and suspect that lattice defects within the material itself are primarily 
responsible. Our experiments provide key information to advance the 
quality and understanding of TMDC materials and electrical devices.       
 
Atomically thin transition metal dichalcogenides (TMDCs) MX2 (M=Mo, W; X=S, 
Se, Te) are a new class of two-dimensional semiconductors with attractive electronic, 
optical, and valleytronic properties and application potential in the emerging area of 2D 
nanoelectronics.1 While the syntheses of a large variety of binary compounds, alloys and 
vertical and lateral junctions are rapidly progressing2-6 and many device concepts are 
being evaluated,7-12 fundamental knowledge of their intrinsic electronic properties is fairly 
limited, partly due to the challenge of making ohmic contacts to thin sheets, a problem 
inherent to semiconductors with a sizable band gap. Recent studies suggest that contact 
resistance plays a dominant role in the field effect of TMDC transistors.13 The impact of 
the contact metal work function was studied in several materials.14-17 In MoS2, for 
example, contact metals with diverse working functions ranging from 3.5 to 5.9 eV 
appear to all lie close to the conduction band,14 thus suggesting Fermi level pinning by 
surface states.18 The origin of this behavior needs to be understood before p-type devices 
can be made. Doping the contact region chemically or using electrolyte is shown to help, 
although a recipe compatible with large-scale device processes has yet to be 
developed.19-21 In addition to contact challenges, the carrier mobility µ in TMDC 
materials is relatively low compared to conventional 2D systems. For example, the 
low-temperature field effect mobility µFE is below 1000 cm2/Vs even in current 
high-quality monolayer MoS2.22, 23 Further improving the quality of TMDC materials can 
greatly facilitate the exploration of fundamental phenomena in these fascinating 
two-dimensional systems.24   
In this letter, we focus on the measurement and understanding of the gate-dependent 
conductance G(Vbg) of few-layer (1-5L) WSe2 field effect transistors to illuminate the 
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issues of contact and disorder mentioned above. Applying the gate voltage in pulse 
eliminates hysteresis in G(Vbg), which allows us to probe the intrinsic charging of the 
WSe2 sheet, free of the influence of the dielectric trap states. Devices constructed on 
different substrates are studied to examine the effect of the substrate/WSe2 interface. Our 
results show that below the mobility edge, G(Vbg) is dominated by gate-modulated 
transmission through the Schottky barrier contacts and the primary transmission 
mechanism is thermionic field emission. We establish a quantitative connection between 
the observed sub-threshold swing and the density of states (DoS) of the subgap impurity 
states, the latter is estimated to be ~1-2×1013 /cm2/eV from evaluating many devices. We 
also discuss possible sources of the impurity states. These results offer insights to the 
understanding of transport measurements in TMDC devices as well as provide key input 
to further improving their performances. 
Chemical vapor transport (CVT) methods are used to grow bulk crystals of WSe2, 
from which we mechanically extract few-layer sheets (See S1, Ref. 51). Figure 1(a) 
shows a high-angle annular dark field (HAADF) transmission electron microscopy 
(TEM) image of a WSe2 crystal along the [110] plane of both W and Se atoms (grown by 
the first method). A clear hexagon lattice confirms the 2H phase of the crystal and its 
high crystallinity. Energy-dispersive x-ray (EDX) spectrum yields an atomic ratio of 33% 
W and 67% Se (±1%), confirming its stoichiometry (data not shown). Figure 1(b) shows 
an x-ray diffraction (XRD) pattern of a WSe2 crystal grown by the second method. We 
obtain in-plane and out-of-plane lattice constants a=3.28 Å and c=12.95 Å respectively 
from the XRD data, which agrees very well with prior reports on the crystal structure of 
2H WSe2.25 Figure 1(c) plots the temperature-dependent micro-photoluminescence 
(µ-PL) spectra of a monolayer WSe2 sheet. Lorentz fitting reveals two peaks, which we 
attribute to the A-exciton and the trion respectively following the literature.26 The 
temperature-dependent full-width-at-half-maximum (FWHM) of the A exciton peak is 
plotted in Fig. 1(d). The narrow width of 15 meV at low temperature attests to the high 
quality of the crystal.26  
Flakes are mechanically exfoliated directly or transferred to prefabricated backgate 
structures using a PMMA/PVA stamp or a van der Waals transfer method.27, 28 Four types 
of backgate stacks are used. These are respectively SiO2/doped Si, h-BN/graphite, 
HfO2/Au and h-BN/HfO2/Au. The gating efficiency varies from 7×1010 /cm2/V to 3×1012 
/cm2/V (See S2, Ref. 51). We have experimented with the encapsulation of the device 
using PMMA, h-BN or none. Devices encapsulated by PMMA or h-BN are measured in 
ambient conditions. Uncapped devices are measured in vacuum. As we will show in Fig. 
4, neither the substrate nor the encapsulation layer has a significant effect on the 
sub-threshold swing of the devices.  
Both two-terminal and van der Pauw measurements are made at room temperature 
using either a constant current source or a constant voltage bias depending on the 
impedance of the device. Measurements are performed in the linear transport regime with 
small biases. This corresponds to a source-drain bias Vsd ≲ 100 mV. Both low-frequency 
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lock-in and dc techniques are employed. The backgate voltage Vbg is varied, either 
continuously or in a pulsed mode illustrated in Fig. 2(b).  
 
 
Figure 2(a) shows a typical Vbg-dependent two-terminal conductance G(Vbg) of a 5L 
device (5L-A), the optical micrograph of which is shown in the inset. Forward and 
backward sweeps are shifted from one another by approximately ΔVbg=9.7 V, 
corresponding to a density difference of Δn=1.26×1013 /cm2. The direction of the 
hysteresis indicates charge trapping at play. We can suppress this hysteresis completely 
by applying Vbg in pulse in a polarity-alternating sequence illustrated in Fig. 2(b), 
following methods reported in the literature.29, 30 (See S3, Ref. 51). The resulting 
hysteresis-free G(Vbg) curve is shown in Fig. 2(c). We applied the same method to 
hysteretic devices in order to remove the contribution from charging the trap states to the 
sub-threshold swing (SS). We also perform four-terminal van der Pauw or Rxx 
measurements when possible. Figure 2(d) plots the calculated sheet conductance vs the 
carrier density σs(n), where n is calculated using the charge neutrality points estimated in 
FIG. 1. (Color online) Characterization of synthesized WSe2. (a) High-resolution HAADF 
TEM image of a WSe2 crystal grown by the first CVT method and imaged along the [110] 
plane of both W and Se atoms. The hexagonal lattice confirms the 2H phase of WSe2. (b) 
XRD spectrum of a WSe2 crystal grown by the second CVT method using the Kα line of 
copper. The Miller indices are indicated in the plot. The lattice constants are a=3.28 Å and 
c=12.95 Å, in very good agreement with the literature. (c) The PL spectra of a monolayer 
WSe2 sheet exfoliated to SiO2 substrate (from crystals grown by method 1) at selected 
temperatures from 25 to 290 K. The position of the A exciton peak is indicated by the dashed 
line. Fits to the 230 K trace are shown underneath the data. (d) Temperature dependence of the 
FWHM of the A-exciton peak. The low-temperature width of 15 meV indicates the high 
quality of the WSe2 crystal.  
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Fig. 2(a). On the hole side, σs reaches a conductance of order e2/h in the vicinity of 
n*=0.9×1013 /cm2, which we equate with the mobility edge of the valence band. Among 
the few-layer (1-5L) WSe2 devices we studied, n* varies from 0.9-1.2×1013 /cm2 and the 
field effect mobility near n* is typically a few hundred cm2/Vs (~ 300 cm2/Vs in Fig. 
2(d)). These values are in good agreement with other n* and mobilities reported in the 
literature for high quality devices.19, 21-23 The large n* points to a high DoS of localized 
states inside the band gap of few-layer MX2 materials. In the remainder of the paper, we 
focus on the conduction below the mobility edge, i.e. the subgap regime. We show that 
gate-modulated thermionic field emission through the Schottky barrier contacts 
dominates the conductance in this regime and its modeling enables us to determine the 
DoS of subgap states self-consistently.   
 
 
In the subgap regime where both two-terminal and four-terminal measurements are 
possible, we find the contact resistance Rc dominates the channel resistance Rch, i.e. Rc >> 
Rch. A detailed comparison of Rc and Rch on device 3L-D is given in S5 of Ref. 51. The 
same conclusion was reached by Liu et al., who systematically studied both using a 
FIG. 2. (Color online) Transport characteristics of a 5L WSe2 transistor (device 5L-A). (a) 
Two-terminal conductance G vs the backgate voltage Vbg from continuous Vbg sweep. Arrows 
indicate the sweeping direction of Vbg. Triangles mark the charge neutrality points on each 
sweep. G (Vbg) flattens at large Vbg due to the onset of charge trap screening. The inset shows 
an optical micrograph of the device. (b) A schematic Vbg pulse sequence. ton= 25 ms. toff =125 
ms. (c) G(Vbg) of the same device obtained in pulsed Vbg sweep showing complete suppression 
of hysteresis. (d) The sheet conductance vs carrier density σs (n) obtained via the van der Pauw 
method. Arrows mark the sweep direction during which the data is taken. n is calculated using 
the charge neutrality point voltages estimated in (a). On the hole side, the mobility edge (black 
dot) occurs at roughly n*=0.9×1013 /cm2. The field effect mobility µFE=318 cm2V-1s-1 for the 
marked range. 
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transfer length method and found Rc to increase more rapidly than Rch as the Fermi level 
EF approaches the mid gap.13 In the following analysis, we assume that Rc >> Rch holds 
true in the deep subgap regime, where four-terminal measurements become impossible. 
This assumption is self-consistently justified following the analysis of Fig. 3.  
Figure 3(a) plots G(Vbg) of a 3L device on h-BN/graphite gate stack (3L-B), where the 
trap-free h-BN/WSe2 interface leads to no hysteresis in continuous Vbg sweeps. The 
symmetry between electrons and holes suggests the work function of Ti/Au contacts 
roughly aligns with the middle of the band gap Ei, as illustrated in the inset. We observe 
the same phenomenon in Pd (device 3L-D) and graphite (device 4L-E) contacted devices, 
as shown in Fig. 4, despite the large work function difference between Ti, Pd and 
graphite. This suggests Fermi level pinning close to Ei, presumably by defect states of the 
WSe2.18 In the literature, the work function of a variety of contact metals was found to all 
lie close to the conduction band in MoS2 transistors, presumably due to Fermi level 
pinning as well.14 We approximately locate the charge neutrality point, where EF=Ei, by 
extrapolating G(Vbg) of both carriers to the intersection of V0bg=-0.58 V and G0=8.7×10-14 
S. Here, the contact resistance is dominated by thermionic emission (TE) over the barrier 
ΦB=Φbn= Φbp=1/2 Eg. The two-dimensional current density J is given by 
  ! = !!!∗ !!/!!"# − !!!!!! × !"# !!!"!!! − 1  ,  (1)               
where !!!∗ = !!!!!!∗ !/!!!!  is the two-dimensional Richardson constant.31 Using m*=0.5 
m0,32-34 IV data in the small Vsd regime and device dimensions, we obtain an estimate of 
ΦB=0.69 eV and Eg=1.38 eV. This result agrees very well with the PL emission energy of 
1.45 eV observed for our 3-layer WSe2 (See S4, Ref. 51) and in Ref. 35.  
The application of a positive Vbg moves EF towards the conduction band edge Ec, 
creating band bending near the contacts as illustrated in Fig. 3(b). The change of the 
Fermi level  
 ∆!! = !! − !! = !"!"!!"!!! !!" − !!"! ,         (2)                                        
where !! = !(!)!! is the quantum capacitance of the sheet per area and ρ(E) the DoS 
of the impurity states inside the band gap of WSe2. Equation (2) does not include the 
contribution of the charge trap states, since they are either absent (in h-BN/graphite 
devices) or are not activated in the pulsed gate measurements shown in Fig. 2(c). Fast 
trap states with response time less than a few ms have densities ≲!1×1012 /cm2 for typical 
oxides,36 which is an order of magnitude smaller than Cq values extracted below. 
Equation (2) has two limits. In the limit of Cq << Cbg, which can be realized in very clean 
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samples or using electrolyte gating,37 ΔEF=eΔVbg, i.e. the movement of EF follows that of 
the gate voltage. In the opposite limit of Cq >> Cbg, which corresponds to a large number 
of impurity states inside the band gap, moving EF through the band gap Eg requires a 
large gate voltage range !∆!!" = !!!!" ×!!.  The presence of the impurity states, 
however, reduces the depletion width of the Schottky barrier xdep and promotes quantum 
tunneling through the Schottky barrier, i.e. field emissions (FE) and thermionic field 
emissions (TFE), in addition to thermionic emissions (TE) over the barrier.38-40 As 
illustrated in Fig. 3(b), the TFE mechanism combines thermal excitation and quantum 
tunneling. Its 2D current density J (in the small Vsd limit) can be adapted from Equations 
(88-92) of Chapter 3 of Ref. 41 and reads:  
 !!"# = !!!∗∗ !!!/! !!!!!!!! !"#$ !!!/!!! !"# − !!!!!!!! !"# − !!!!  ,         (3)                                   
  
where, !! = ∆!! is the band bending shown in Fig. 3(b).  
 
Here, !!! = !!! coth !!!/!!! , and !!! = !ℏ! !!!∗! ,     (4)  
where Ni is the impurity density of the material in units of cm-3 and ε the dielectric 
constant. m* is the effective mass.  
The two exponential terms of Equation (3) capture the two key ingredients of the TFE 
process, i.e. thermal activation to the conduction band edge and the tunneling process 
characterized by !"# − !!!! . E0 and E00 are important energy scales of the problem. A 
large Ni leads to large E00 and E0, which enhance the tunneling probability. Tunneling at 
the band edge, i.e. field emission, occurs when !!! ≫ !!!, e.g. in heavily doped 
semiconductors or at low temperature. When !!! ≪ !!!, carriers need to be thermally 
excited over the barrier (TE). TFE occurs in between the two limits, where tunneling 
occurs somewhere along the barrier as illustrated in Fig. 3(b).     
Equations (2) and (3) together lead to the expression for the sub-threshold swing !! ≡ !"#$!!!!!" !! given in Equation (5):  
 SS = !!!!!!!! 1+ !!!!" × !!!! !"10!/decade .     (5)  
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Here, kBT=26 meV and we neglect the weak Vbg dependence of the prefactors in Equation 
(3). The 2D impurity density in a thin WSe2 sheet is given by Ni t, where t is the thickness 
of the sheet. Assuming each impurity provides ~ one subgap state, Ni t is approximately 
the same as the total number of subgap states, i.e.  
 
 Ni t = ρ(E)Eg=CqEg/e2.                    (6) 
Here, we treat ρ(E) and Cq as average quantities and replace integration with simple 
multiplication. ρ(E) does appear to be approximately constant for a large range of subgap 
energy in our devices, as revealed by the linear logG−Vbg relation in Figs. 3 an 4. 
Equations (4)-(6) together allow us to self-consistently estimate microscopic parameters 
Ni and ρ(E) using the measured SS. We use m*=0.5 m0 and ε=4.63 in our 
calculations.32-34 For example, device 3L-B shown in Fig. 3(a) exhibits SS=1.6 V/decade 
for both electrons and holes. Using t=2 nm and Eg=1.45 eV, we obtain ρ(E)=1.6×1013 
/cm2/eV and Ni=1.2×1020 /cm3. The calculated E00=130 meV=5 kBT at room temperature, 
thus validating the applicability of the TFE regime. ρ(E)=1.6×1013 /cm2/eV also predicts 
a mobility edge carrier density of n* =ρ(E)Eg /2=1.2×1013 /cm2, consistent with the 
observed values.    
Similar analyses are performed on ten few-layer (1-5L) devices exfoliated from WSe2 
crystals synthesized using the two recipes described in S1 of Ref. 51. Overall, we find Ni 
to be in the range of 0.3-1.3×1020 /cm3 and E00 in the range of 3-5 kBT. The subgap 
localized DoS ρ(E) ~ 1-2×1013 /cm2/eV. Such large Ni is equivalent to heavy doping in 
FIG. 3. (Color online) Transmission through a Schottky barrier contact. (a) Two-terminal 
conductance G vs Vbg for a 3-layer device on h-BN (device 3L-B) in a semi-log plot. The 
absence of hysteresis indicates trap-free interface. Fits to log G vs Vbg yield SS of 1.6 
V/decade for both electron and hole. The charge neutrality point occurs at Vbg0= -0.58 V and 
G0=8.7×10-14 S, the band diagram at which is shown in the inset. (b) Band diagram near the 
metal contact in the case of electron doping. Eb=ΔEF. Three transmission mechanisms are 
illustrated. TE represents thermal excitation over the Schottky barrier. FE represents direct 
tunneling at the band edge. TFE combines thermal excitation and tunneling at intermediate 
barrier height.  
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conventional semiconductors, where TFE and FE transmissions were found to occur at 
room temperature.39-41 The large Ni will also lead to substantial hopping conduction 
through the localized states in the WSe2 channel. Since ρ(E) is roughly a constant for a 
large range of subgap energies, this hopping conductivity maintains at a relatively high 
level. In contrast, the transmission through the Schottky barrier contacts exponentially 
decays as EF moves towards mid gap. The different energy dependence provides a 
self-consistent justification of Rc >> Rch in the subgap regime and explains the 
observations of ours and that of Liu et al.13  
 
 
The above analyses make it clear that the gate modulation of the two-terminal 
conductance in our few-layer WSe2 transistors is primarily achieved by controlling the 
transmission through the Schottky barrier contacts. This type of behavior, i.e. a Schottky 
barrier transistor, was also found in semiconducting carbon nanotubes.42 Furthermore, the 
transmission through the contact barrier is a combination of thermal excitation and 
tunneling, due to a large number of states existing inside the band gap that lead to 
reduced barrier width near the contacts.  
We have fabricated WSe2 devices embedded in a variety of dielectric 
environment/encapsulation (combination of vacuum, PMMA, h-BN, SiO2 and HfO2) to 
shed light on the origin of the subgap states. Overall, we have not found any systematic 
dependence of ρ(E) on the choice of the environment. As an example, Fig. 4 compares G 
(n) of five devices embedded in different environment. All five exhibit similar SS slopes 
in the subgap regime while the chemistry and dielectric constant of the environment 
differ greatly. The SS remains large even in devices encapsulated by clean h-BN (Device 
4L-E). This indicates that at the level of 1×1013 /cm2/eV, the subgap states are dominated 
FIG. 4. (Color online) Comparison of devices in different dielectric environment. 
Two-terminal conductance G vs carrier density n for devices 5L-A, 3L-B, 5L-C, 3L-D and 
4L-E. Schematics indicate the dielectric layers adjacent to the WSe2 sheet. The complete gate 
stacks are h-BN/HfO2/Au, h-BN/graphite, HfO2/Au, h-BN/graphite, h-BN/SiO2/Si and the 
gating efficiencies are 1.3, 0.84, 3.0, 0.61, and 0.06×1012/cm2/V respectively for devices A to 
E. After accounting for the gating efficiencies, the SS slopes are very similar over a large 
range of subgap energies despite the large difference in substrate surface chemistry. 
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by internal contributions rather than interface states that are known to exist in oxides. 
This is consistent given that oxide charge traps are typically on the order of 1011-1012 
/cm2,36, 43, 44 which is too small to account for the ρ(E) observed here. It should also be 
emphasized that scenarios explored here pertain to the range of EF not too close to the 
band edge. As Fig. 4 shows, G(n) curves as EF approaches Ec or Ev, suggesting the 
appearance of additional impurity states. Substrate-related impurity states are primary 
candidates.45, 46 In addition, the assumption of Rc >> Rch may not hold anymore as EF 
approaches Ec or Ev and the contacts become transparent. The analysis of this regime thus 
requires the separation of the two, via four-terminal measurements for example.  
Recent experiments and simulations have shown that a rich variety of structural 
defects, such as chalcogen vacancies and dislocations at grain boundaries, can create 
defect states with a wide span of subgap energies.47-50 Defect density on the order of 1%, 
such as that observed in STM studies of MoS250 can potentially account for the 
phenomena observed here. Such low density of defects is difficult to assess using 
conventional microscopy and elemental analysis but has a high impact on electronic 
properties. In addition, few-layer TMDC devices are vulnerable against the degradation 
caused by interactions with the environment (e.g., oxygen, humidity), which may also 
play a role in creating additional impurity states.  
In summary, we studied the electrical transport properties of few-layer WSe2 
transistors in the subgap regime. We demonstrate that the gate modulation of the 
two-terminal conductance originates from controlling the thermionic field transmission 
through the Schottky contact barrier. Underlying such behavior is a large number of 
localized states inside the band gap of the material. Further understanding and 
elimination of these impurity states will prove essential towards improving the qualities 
of TMDC materials and devices, thus opening the door to the exploration of fundamental 
phenomena in these fascinating 2D systems.    
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S1. WSe2 bulk crystal synthesis 
We employ two procedures to synthesize WSe2 crystals. The first technique uses a 
chemical vapor transport technique using either iodine or excess Se as the transport agent. 
99.999% pure W powder and 99.999% pure Se pellets were introduced into a quartz tube 
together with 99.999% pure iodine. The quartz tube was vacuumed, brought to 1150 oC, 
and held at this temperature for 1.5 weeks at a temperature gradient of < 100 oC. 
Subsequently, it was cooled to 1050 oC at a rate of 10 oC per hour, followed by another 
cool down to 800 oC at a rate of 2 oC per hour. It was held at 800 oC for 2 days and 
subsequently quenched in air.  
The second technique first synthesizes WSe2 powder by heating a mixture containing 
stoichiometric amounts of tungsten (Acros Organics 99.9%) and selenium (Acros 
Organics 99.5+%) together at 1000oC for 3 days in an evacuated and sealed quartz 
ampoule (10 mm ID, 12 mm OD, 150 mm length).  The mixture was slowly heated from 
room temperature to 1000oC for 12 hours to avoid any explosion due to the strong 
exothermic reaction.  Chemical vapor transport was then used to grow WSe2 crystal from 
the powder using iodine (Sigma-Aldrich, 99.8+%) as the transport gas at 2.7 mg/cm3 for 
10 days in an evacuated and sealed quartz ampoule (10 mm ID, 12 mm OD, 127 mm 
length).  The source and growth zones were kept at 995oC and 851oC, respectively.  The 
resulted crystals was washed with hexane and dried in vacuum to remove any residual 
iodine and hexane. WSe2 powder and crystals were analyzed using XRD, ESEM, ESEM-
EDS.  XRD confirm that both the powder and crystal WSe2 synthesized were pure 2H 
phase.  
 
 
S2. Gate stack and device fabrication  
Four types of backgate stacks are used. The 300 nm SiO2/Si substrate is used as 
purchased and has a gating efficiency of 7×1010 cm-2. The h-BN/graphite gate is made by 
first mechanically exfoliating uniform multi-layer graphite sheets (3-5nm) to a SiO2/Si 
substrate and then transfer h-BN flakes of ~ 20nm thickness using a PMMA/PVA stamp1. 
The assembly is then rinsed in acetone and annealed in a Ar (90%) /H2 (10%) mixture at 
450⁰C for 3 hours to remove PMMA residues. The h-BN/graphite gate provides a clean, 
trap-free h-BN/WSe2 interface with a gating efficiency close to 1×1012 /cm2 depending on 
the thickness of the h-BN. The HfO2/Au gate is fabricated by RIE etching of a SiO2/Si 
substrate followed by metal deposition and ALD growth of ~ 40 nm HfO2. The details of 
the lithography is given in the supporting information of Ref.2 and the ALD recipe can be 
found in the supporting information of Ref.3. The HfO2/Au gate has a large gating 
efficiency of 3×1012 /cm2 and can achieve carrier density beyond 3×1013 /cm2. We have 
also tried to combine the large gating efficiency of the HfO2/Au stack and the cleanness 
of the h-BN substrate by transferring an h-BN sheet onto the HfO2/Au stack. Here a 
polydimethylsiloxane (PDMS) stamp is used to transfer the h-BN sheet following Ref4. 
No water is involved and no annealing is done after peeling off the PDMS stamp. WSe2 
flakes are transferred directly to the h-BN/HfO2/Au stack. We find the gate-dependent 
conductance G(Vbg) to be hysteresis-free in a small range of Vbg but exhibits strong 
saturation at large Vbg’s, suggesting the activation of charge trap states that completely 
screens the WSe2 channel (See Figure 2(a) in the text). AFM AC mode scanning of the 
PDMS-transferred h-BN surface reveals a thin layer of PDMS residue with surface 
roughness ranging from 0.3nm to 1.5nm.We attribute the charge traps to the presence of 
the PDMS residue. The h-BN/HfO2/Au gate has a gating efficiency of 1.3×1012 /cm2.  
Multi-terminal devices are fabricated by exfoliating or transferring (PMMA/PVA 
stamp) few-layer WSe2 sheets to the gate stacks. We also use the dry van der Waals 
transfer technique5 to sequentially pick up h-BN, graphite electrodes, WSe2 and h-BN 
and deposit the complete stack to a SiO2/Si backgate to make graphite-contacted, h-BN 
encapsulated devices. E-beam lithography and metal deposition are used to make Ti 
(5nm)/Au (40-50nm) and Pd (45 nm) contacts to WSe2. Two e-beam doses, 330µC/cm2 
and 510 µC/cm2, were used. The 330µC/cm2 dose, together with a MIBK:IPA 1:1 
developer, is effective in clearing exposed PMMA on graphene, BN and SiO2 but leaves 
a thin resist residue layer of 0.6 to 0.9 nm thick on dichalcogenide materials (Figure 
S1(a)). A gentle Ar+ bombardment step was done in situ in a Kurt J. Lesker Lab-18 
system prior to the metal deposition. A discharge voltage of V=75V, an emission current 
of Ie=0.4A, and a duration of t=2s can completely remove the resist residue as Figure 
S1(b) shows. Alternatively, we have used a high dose of 510 µC/cm2 to completely clear 
the exposed resist prior to metal deposition.   
 
 
  
 
 
S3. Measurement of σ(Vbg) in pulsed Vbg mode 
We apply Vbg in pulse to eliminate the 
hysteresis of G(Vbg) in some devices. An 
alternating sequence of positive and negative 
Vbg’s is used. Each Vbg is on for ton= 25 ms, 
followed by Vbg =0 for a duration of toff= 125 
ms. The two-terminal conductance is obtained 
by sourcing a small DC voltage Vsd (10 to 100 
mV) and measuring the current using a current 
preamp. Both positive and negative Vsd are used 
and the results averaged to remove any offset in 
V and I. Data after the equilibrium is reached 
after each pulse is applied are used.      
 
  
(b) (a) 
0.8nm
0.5 µm 1 µm
Figure S1. AFM study of a monolayer MoS2 after e-beam writing and developing. (a) 
AFM tapping mode image shows resist accumulation at the borders of a square area 
scanned by the tip in contact mode prior to the acquisition of this image. The line cut 
reveals a resist layer thickness of 0.8 nm. (b) Another AFM tapping mode image 
shows a clean surface after low-energy Ar+ bombardment. The A-exciton of the sheet 
is reduced by about a factor of 2 after Ar+ bombardment. We did not observe any 
appreciable difference between devices made this way and those that used a high e-
beam dose only.    
 
Figure S2: A Vbg pulse sequence. ton = 25 
ms and toff = 125 ms.  
 
S4. Photoluminescence of few-layer WSe2 
 
S5. Comparison of two-terminal resistance, contact resistance, and WSe2 channel 
resistance 
Figure S4 plots the Vbg dependence of the two terminal resistance R2t, the contact 
resistance Rc and the resistance of the WSe2 channel Rch in device 3L-D. Rch is estimated 
by scaling the resistance measured in the four-terminal geometry Rxx using 
Rch=(L2/L1)×Rxx, where L2 and L1 are indicated on the optical micrograph of the device 
shown as the inset. Contact resistance Rc is calculated using Rc=R2t-Rch. It is clear from 
the comparison that Rc >> Rch and R2t ≈ Rc throughout the Vbg range, where Rxx can be 
measured reliably.   
 
Figure S3: Photoluminescence spectra 
of 1-4 layer WSe2 showing the direct 
gap emission (A peak) in monolayer 
and indirect gap emissions (I peak) in 
few-layers. The emission energies are 
used to approximate the band gap of 
WSe2. The excitation laser line is 488 
nm.  
 
 
 
A 
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Figure S4. Two-terminal resistance 
R2t (black line), contact resistance Rc 
(red line), and channel resistance Rch 
(blue line) as a function of Vbg on a 
semi-log plot. Inset shows an optical 
micrograph of the device. L2/L1 = 
2.2. 
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